[1]
C.-H. Jan, M. Agostinelli, and M. Buehler, A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance and high density product applications, in Proc. of Electron Devices Meeting (IEDM), 2009 IEEE International, Baltimore, MD, USA, 2009, pp. 569-575.
[2]
C. J. Lin, S. H. Kang, and Y. J. Wang, 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell, in Proc. of Electron Devices Meeting (IEDM), 2009 IEEE International, Baltimore, MD, USA, 2009, pp. 767-772.
[3]
C. Wang, C. Huang, C. Lee, and T. Cheng, A low power high-speed 8-bit pipelining CLA design using dual-threshold voltage domino logic, Very Large Scale Integration (VLSI) Systems, IEEE Transactions ,vol. 16, no. 5, pp. 594-598, 2008.
[4]
Y. Li, R. Huang, and Y. Cai, A novel dual-doping floating-gate (DDFG) Flash memory featuring low power and high reliability application, Electron Device Letters, IEEE Transactions, vol. 28, no. 7, pp. 622-624, 2007.
[5]
B. Schelland Y. Tsividis, A low power tunable delay element suitable for asynchronous delays of burst information, Solid-State Circuits, IEEE Journal ,vol. 43, no. 5, pp. 1227-1234, 2008.
[6]
Z. Guo, L. Wu, Y. Liu, and Q. Zhang, A novel embedded soft-start circuit for SOC power supply, (in Chinese), Journal of Semiconductors, vol. 31, no. 5, pp. 133-138, 2010.
[7]
Y. Zhang, Z. Chen, and W. Lu, A fully integrated CMOS readout circuit for particle detectors, (in Chinese), Journal of Semiconductor, vol. 28, no. 2, pp. 182-188, 2007.
[8]
T. Sasao, Easily testable realizations for generalized Reed-Muller expressions, Transactions on Computers, vol. 46, no. 6, p. 709, 1997.
[9]
P. Wang, J. Lu, and K. Chen, Low power polarity conversion based on the whole annealing genetic algorithm, Journal of Semi-conductors, vol. 29, no. 2, p. 298, 2008.
[10]
Al. B. A. Jassani, N. Urquhart, and A. E. A. Almaini, Manipulation and optimisation techniques for Boolean logic, Computers and Digital Techniques, vol. 4, no. 3, p. 227, 2010.
[11]
D. Song, Y. Ren, and Z. Yao, The design of a low-power underwater multi channel real-time acquisition and storage device, Journal of Electron Devices ,vol. 36, no. 4, pp. 502-505, 2013.
[12]
R. Zhou, T. Mo, and Y. Gan, Ultra-low power analog front End of wake-up receiver for 5.8 GHz ETC, Semiconductor Technology ,vol. 38, no. 7, pp. 487-491, 496, 2013.
[13]
X. Zhang, G. Du, and Y. Wang, Ultra-low-power integrated circuit technology, Scientia Sinica Informationis ,vol. 42, no. 12, pp. 544-1558, 2012.
[14]
N. Xiand S. Xu, A design method of low power consumption much core system processing unit of automation, Manufacturing Automation ,vol. 34, no. 18, pp. 128-130, 2012.
[15]
T. Zhouand H. Xiong, Sign of energy-efficient hierarchical scheduling for integrated modular avionics systems, Chinese Journal of Aeronautics, vol. 25, no. 1, pp. 109-114, 2012.
[16]
H. Tao, J. Hou, and Z. Shao, Novel operation mechanism of capacitorless DRAM cell using impact ionization and GIDL effects, Computer Technology and Application ,vol. 4, no. 7, pp. 351-355, 2013.
[17]
H. Zhang, G. Wang, and M. Lu, ASIC design of a low-power high-integration MP3 decoder IP, (in Chinese), Journal of Chongqing University of Posts and Telecommunications, vol. 25, no. 4, pp. 494-499, 2013.