AI Chat Paper
Note: Please note that the following content is generated by AMiner AI. SciOpen does not take any responsibility related to this content.
{{lang === 'zh_CN' ? '文章概述' : 'Summary'}}
{{lang === 'en_US' ? '中' : 'Eng'}}
Chat more with AI
PDF (40.5 MB)
Collect
Submit Manuscript AI Chat Paper
Show Outline
Outline
Show full outline
Hide outline
Outline
Show full outline
Hide outline
Open Access

Hybrid Modulation Strategy with Voltage Balancing Control for Four-level Neutral-point Clamped Converters

Ning Xie1( )Wei Zhao1Wenzhi Lin1Zhenglei Wang1Yukai Chen1Chengzhi Li2Jianfei Chen2
Digital Grid Research Institute Co., Ltd., China Southern Power Grid, Guangzhou 510700, China
School of Electrical Engineering and Automation, Wuhan University, Wuhan 430072, China
Show Author Information

Graphical Abstract

Capacitor voltage imbalance in four-level (4L) neutral-point clamped (NPC) converters is a direct factor hindering their application. In particular, when they are applied in motor drives, space vector pulse-width modulation (SVPWM) is a more popular scheme, but conventional 4L SVPWM cannot achieve the voltage balancing control of DC-link capacitors, is complex to implement, and requires costly computation. A hybrid modulation method with capacitor voltage-balancing control for 4L NPC converters is proposed. The proposed method is achieved using three-level (3L) SVPWM and two-level (2L) carrier-based pulse-width modulation (CPWM) based on the concept of “4L=3L+2L”. Thus, it can be easily implemented on a digital chip because the modulation process is nearly identical to that of 3L SVPWM without the more cumbersome 4L SVPWM algorithm. Meanwhile, any proven optimization scheme of 3L SVPWM can be directly applied to the proposed method to further improve performance. Simulation and experimental results for a 4L active NPC converter demonstrate the effectiveness of the proposed method.

Abstract

Capacitor voltage imbalance in four-level (4L) neutral-point clamped (NPC) converters is a direct factor hindering their application. In particular, when they are applied in motor drives, space vector pulse-width modulation (SVPWM) is a more popular scheme, but conventional 4L SVPWM cannot achieve the voltage balancing control of DC-link capacitors, is complex to implement, and requires costly computation. A hybrid modulation method with capacitor voltage-balancing control for 4L NPC converters is proposed. The proposed method is achieved using three-level (3L) SVPWM and two-level (2L) carrier-based pulse-width modulation (CPWM) based on the concept of “4L=3L+2L”. Thus, it can be easily implemented on a digital chip because the modulation process is nearly identical to that of 3L SVPWM without the more cumbersome 4L SVPWM algorithm. Meanwhile, any proven optimization scheme of 3L SVPWM can be directly applied to the proposed method to further improve performance. Simulation and experimental results for a 4L active NPC converter demonstrate the effectiveness of the proposed method.

References

[1]
J Janning, J C Mercier. Medium voltage three-level inverter for high speed applications. 2007 European Conference on Power Electronics and Applications, Aalborg, Denmark, 2007: 1-10.
[2]
A Kumar, S Bhattacharya, J Baliga, et al. Performance comparison and demonstration of 3-L voltage source inverters using 3.3 kV SiC MOSFETs for 2.3 kV high speed induction motor drive applications. 2021 IEEE Applied Power Electronics Conference and Exposition (APEC), Phoenix, AZ, USA. IEEE, 2021: 1103-1110.
[3]
N Shibata, T Tanaka, M Kinoshita. Development of a 3.2 MW photovoltaic inverter for large-scale PV power plants. 2018 International Power Electronics Conference (IPEC-Niigata 2018 -ECCE Asia), Niigata, Japan, 2018: 3929-3933.
[4]
C Yan, D Xu. Design study of MW photovoltaic inverter. 2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC), Shenzhen, China. IEEE, 2018: 1-6.
[5]
H Peng, Z Yuan, D L Woldegiorgis, et al. Practical design and evaluation of a high-efficiency 30-kVA grid-connected PV inverter with hybrid switch structure. 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA. IEEE, 2020: 3670-3676.
[6]

H du T Mouton. Natural balancing of three-level neutral-point-clamped PWM inverters. IEEE Transactions on Industrial Electronics, 2002, 49(5): 1017-1025.

[7]

S Busquets-Monge, J Bordonau, D Boroyevich, et al. The nearest three virtual space vector PWM: A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter. IEEE Power Electronics Letters, 2004, 2(1): 11-15.

[8]

Y Jiao, F C Lee, S Lu. Space vector modulation for three-level NPC converter with neutral point voltage balance and switching loss reduction. IEEE Transactions on Power Electronics, 2014, 29(10): 5579-5591.

[9]

X Xing, X Li, F Gao, et al. Improved space vector modulation technique for neutral-point voltage oscillation and common-mode voltage reduction in three-level inverter. IEEE Transactions on Power Electronics, 2019, 34(9): 8697-8714.

[10]

C Wang, Y Li. Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level NPC converters. IEEE Transactions on Industrial Electronics, 2010, 57(7): 2262-2271.

[11]

J Zaragoza, J Pou, S Ceballos, et al. Voltage-balance compensator for a carrier-based modulation in the neutral-point-clamped converter. IEEE Transactions on Industrial Electronics, 2009, 56(2): 305-314.

[12]

P Liu, S Duan, C Yao, et al. A double modulation wave CBPWM strategy providing neutral-point voltage oscillation elimination and CMV reduction for three-level NPC inverters. IEEE Transactions on Industrial Electronics, 2018, 65(1): 16-26.

[13]

W Wan, S Duan, C Chen, et al. A hybrid control method for neutral-point voltage balancing in three-level inverters. IEEE Transactions on Power Electronics, 2021, 36(8): 8575-8582.

[14]

J Chen, C Wang. Dual T-type four-level converter. IEEE Transactions on Power Electronics, 2020, 35(6): 5594-5600.

[15]

J Chen, Y Zhong, C Wang, et al. Four-level hybrid neutral point clamped converters. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021, 9(4): 4786-4801.

[16]

J Pou, R Pindado, D Boroyevich. Voltage-balance limits in four-level diode-clamped converters with passive front ends. IEEE Transactions on Industrial Electronics, 2005, 52(1): 190-196.

[17]

Z Pan, F Z Peng, K A Corzine, et al. Voltage balancing control of diode-clamped multilevel rectifier/inverter systems. IEEE Transactions on Industry Applications, 2005, 41(6): 1698-1706.

[18]

Z Pan, F Z Peng. A sinusoidal PWM method with voltage balancing capability for diode-clamped five-level converters. IEEE Transactions on Industry Applications, 2009, 45(3): 1028-1034.

[19]

M Mazuela, I Baraia, A Sanchez-Ruiz, et al. DC-link voltage balancing strategy based on SVM and reactive power exchange for a 5L-MPC back-to-back converter for medium-voltage drives. IEEE Transactions on Industrial Electronics, 2016, 63(12): 7864-7875.

[20]

Y Xue, C Wang, J Guo, et al. A flexible reactive power injection method for DC-link capacitors voltage balancing in back-to-back multilevel converters. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2022, 10(5): 5857-5869.

[21]

K Hasegawa, H Akagi. A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter. IEEE Transactions on Industry Applications, 2011, 47(2): 841-852.

[22]

V Yaramasu, B Wu, M Rivera, et al. A new power conversion system for megawatt PMSG wind turbines using four-level converters and a simple control scheme based on two-step model predictive strategy—Part I: Modeling and theoretical analysis. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2014, 2(1): 3-13.

[23]

S Busquets-Monge, J Bordonau, J Rocabert. A virtual-vector pulsewidth modulation for the four-level diode-clamped DC-AC converter. IEEE Transactions on Power Electronics, 2008, 23(4): 1964-1972.

[24]

S Busquets-Monge, S Alepuz, J Rocabert, et al. Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level three-leg diode-clamped converters. IEEE Transactions on Power Electronics, 2009, 24(5): 1364-1375.

[25]

S Busquets-Monge, S Alepuz, J Bordonau, et al. Voltage balancing control of diode-clamped multilevel converters with passive front-ends. IEEE Transactions on Power Electronics, 2008, 23(4): 1751-1758.

[26]

S Busquets-Monge, R Maheshwari, J Nicolas-Apruzzese, et al. Enhanced DC-link capacitor voltage balancing control of DC-AC multilevel multileg converters. IEEE Transactions on Industrial Electronics, 2015, 62(5): 2663-2672.

[27]

S A Khajehoddin, A Bakhshai, P K Jain. A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model. IEEE Transactions on Power Electronics, 2008, 23(5): 2248-2259.

[28]

K Wang, Z Zheng, Y Li. A novel carrier-overlapped PWM method for four-level neutral-point clamped converters. IEEE Transactions on Power Electronics, 2019, 34(1): 7-12.

[29]

K Wang, Z Zheng, L Xu, et al. A generalized carrier-overlapped PWM method for neutral-point-clamped multilevel converters. IEEE Transactions on Power Electronics, 2020, 35(9): 9095-9106.

[30]

K Wang, Z Zheng, Y Li. Topology and control of a four-level ANPC inverter. IEEE Transactions on Power Electronics, 2020, 35(3): 2342-2352.

[31]

K Wang, Z Zheng, L Xu, et al. Neutral-point voltage balancing method for five-level NPC inverters based on carrier-overlapped PWM. IEEE Transactions on Power Electronics, 2021, 36(2): 1428-1440.

[32]

M A Qamar, K Wang, Z Zheng, et al. A simplified virtual vector PWM algorithm to balance the capacitor voltages of four-level diode-clamped converter. IEEE Access, 2020, 8: 180896-180908.

[33]

Q M Attique, K Wang, Z Zheng, et al. A generalized simplified virtual vector PWM to balance the capacitor voltages of multilevel diode-clamped converters. IEEE Transactions on Power Electronics, 2022, 37(8): 9377-9391.

[34]

J Wang, X Yuan, B Jin. Carrier-based closed-loop DC-link voltage balancing algorithm for four level NPC converters based on redundant level modulation. IEEE Transactions on Industrial Electronics, 2021, 68(12): 11707-11718.

[35]

J Ebrahimi, S Shahnooshi, S Eren, et al. A modulation scheme based on virtual voltage levels for capacitor voltage balancing of the four-level diode clamped converter. IEEE Transactions on Power Electronics, 2023, 38(4): 4727-4744.

[36]

H Yuan, H S Lam, N Beniwal, et al. Modulation methods for balancing the capacitor voltages of N-level diode-clamped converters. IEEE Transactions on Industrial Electronics, 2023, 70(12): 11887-11897.

[37]
C Li, J Chen. Simplified SVPWM capacitor voltage balancing control method for four-level neutral point clamped inverters. 2023 IEEE 14th International Symposium on Power Electronics for Distributed Generation Systems (PEDG). Shanghai, China. IEEE, 2023: 127-132.
[38]

J Chen. A new insight on four-level neutral point clamped converters: Four-level = Two-level + Three-level. IEEE Transactions on Power Electronics, 2024, 39(5): 5166-5177.

Chinese Journal of Electrical Engineering
Pages 25-36
Cite this article:
Xie N, Zhao W, Lin W, et al. Hybrid Modulation Strategy with Voltage Balancing Control for Four-level Neutral-point Clamped Converters. Chinese Journal of Electrical Engineering, 2024, 10(3): 25-36. https://doi.org/10.23919/CJEE.2024.000089

81

Views

4

Downloads

0

Crossref

0

Scopus

0

CSCD

Altmetrics

Received: 08 May 2024
Revised: 20 June 2024
Accepted: 02 July 2024
Published: 30 September 2024
© 2024 China Machinery Industry Information Institute
Return