[1]
J. A. Goguen and J. Meseguer, Security policies and security models, in Proc. IEEE Symposium on Security and Privacy, Oakland, CA, USA, 1982, pp. 11-20.
[2]
G. E. Suh, J. W. Lee, D. Zhang, and S. Devadas, Secure program execution via dynamic information flow tracking, in ACM Sigplan Notices, vol. 39, no. 11, pp. 85-96, 2004.
[3]
D. Zhang, Y. Wang, G. E. Suh, and A. C. Myers, A hardware design language for timing-sensitive information-flow security, in Proc. of Int. Conf. on Architectural Support for Programming Languages and Operating Systems, Istanbul, Turkey, 2015, pp. 503-516.
[4]
A. Ardeshiricham, W. Hu, J. Marxen, and R. Kastner, Register transfer level information flow tracking for provably secure hardware design, in Proc. of 2017 IEEE Int. Design, Automation & Test in Europe Conference & Exhibition Conf., Lausanne, Switzerland, 2017, pp. 1691-1696.
[5]
M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood, Complete information flow tracking from the gates up, ACM Sigplan Notices, vol. 44, no. 3, pp. 109-120, 2009.
[6]
W. Hu, J. Oberg, A. Irturk, M. Tiwari, T. Sherwood, D. Mu, and R. Kastner, Theoretical fundamentals of gate level information flow tracking, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 8, pp. 1128-1140, 2011.
[7]
J. Oberg, S. Meiklejohn, T. Sherwood, and R. Kastner, Leveraging gate-level properties to identify hardware timing channels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 9, pp. 1288-1301, 2014.
[8]
C. E. Shannon, A mathematical theory of communication, ACM SIGMOBILE Mobile Computing and Communications Review, vol. 5, no. 1, pp. 3-55, 2001.
[9]
D. Clark, S. Hunt, and P. Malacaria, Quantified interference for a while language, Electronic Notes in Theoretical Computer Science, vol. 112, pp. 149-166, 2005.
[10]
J. W. Gray III, Toward a mathematical foundation for information flow security, Journal of Computer Security, vol. 1, nos. 3&4, pp. 255-294, 1992.
[11]
J. Heusser and P. Malacaria, Quantifying information leaks in software, in Proc. of 26th ACM Annual Computer Security Applications Conf., Austin, TX, USA, 2010, pp. 261-269.
[12]
B. Mao, W. Hu, A. Althoff, J. Matai, Y. Tai, D. Mu, T. Sherwood, and R. Kastner, Quantitative analysis of timing channel security in cryptographic hardware design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 9, pp. 1719-1732, 2018.
[13]
L. Zhang, W. Hu, A. Ardeshiricham, Y. Tai, J. Blackstone, D. Mu, and R. Kastner, Examining the consequences of high-level synthesis optimizations on power side-channel, in Proc. of 2018 IEEE Int. Design, Automation & Test in Europe Conference & Exhibition Conf., Dresden, Germany, 2018, pp. 1167-1170.
[14]
J. Oberg, W. Hu, A. Irturk, M. Tiwari, T. Sherwood, and R. Kastner, Information flow isolation in I2C and USB, in Proc. of 48th ACM/EDAC/IEEE Design Automation Conference, New York, NY, USA, 2011, pp. 254-259.
[15]
R. Kastner, J. Oberg, W. Hu, and A. Irturk, Enforcing information flow guarantees in reconfigurable systems with mix-trusted IP, in Proc. of Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, NV, USA, 2011, pp. 1-12.
[16]
M. Tiwari, J. K. Oberg, X. Li, J. Valamehr, T. Levin, B. Hardekopf, R. Kastner, F. T. Chong, and T. Sherwood, Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security, ACM SIGARCH Computer Architecture News, vol. 39, no. 3, pp. 189-200, 2011.
[17]
W. Hu, B. Mao, J. Oberg, and R. Kastner, Detecting hardware trojans with gate-level information-flow tracking, Computer, vol. 49, no. 8. pp. 44-52, 2016.
[18]
X. Li, M. Tiwari, J. K. Oberg, V. Kashyap, F. T. Chong, T. Sherwood, and B. Hardekopf, Caisson: A hardware description language for secure information flow, ACM SIGPLAN Notices, vol. 46, no. 6, pp. 109-120, 2011.
[19]
X. Li, V. Kashyap, J. K. Oberg, M. Tiwari, V. R. Rajarathinam, R. Kastner, T. Sherwood, B. Hardekopf, and F. T. Chong, Sapper: A language for hardware-level security policy enforcement, ACM SIGPLAN Notices, vol. 42, no. 4, pp. 97-112, 2014.
[20]
Y. Jin and Y. Makris, Proof carrying-based information flow tracking for data secrecy protection and hardware trust, in Proc. of IEEE 30th VLSI Test Symposium, Maui, HI, USA, 2012, pp. 252-257.
[21]
F. Yan and K. Wang, Leakage is prohibited: Memory protection extensions protected address space randomization, Tsinghua Science and Technology, vol. 24, no. 5, pp. 546-556, 2019.
[22]
W. Hu, A. Ardeshiricham, M. S. Gobulukoglu, X. Wang, and R. Kastner, Property specific information flow analysis for hardware security verification, in Proc. of IEEE/ACM Int. Conf. on Computer-Aided Design, San Diego, CA, USA, 2018, pp. 1-8.
[23]
B. Mazloom, S. Mysore, M. Tiwari, B. Agrawal, and T. Sherwood, Dataflow tomography: Information flow tracking for understanding and visualizing full systems, ACM Transactions on Architecture and Code Optimization, vol. 9, no. 1, pp. 1-26, 2012.
[24]
H. Salmani, M. Tehranipoor, and R. Karri, On design vulnerability analysis and trust benchmarks development, in Proc. of IEEE Int. Conf. on Computer Design, Asheville, NC, USA, 2013, pp. 471-474.