[1]
A. Papanikolaou, D. Soudris, and R. Radojcic, Three-dimensional system integration: IC stacking process and design, in Introduction to Three-Dimensional Integration, A. Papanikolaou, Ed. New York, USA: Springer, 2011, pp. 1-2.
[2]
H. Zhang, J. Cai, Q. Wang, T. Wang, and S. Wang, Development of a BGA package based on Si interposer with through silicon via, Tsinghua Science and Technology, vol. 16, no. 4, pp. 1002-1008, 2011.
[3]
P. S. Andry, C. K. Tsang, B. C. Webb, E. J. Sprogis, S. L. Wright, B. Dang, and D. G. Manzer, Fabrication and characterization of robust through-silicon vias for silicon-carrier applications, IBM Journal of Research and Development, vol. 52, no. 6, pp. 571-581, 2008.
[4]
J. Luand M. J. Kushner, Trench filling by ionized metal physical vapor deposition, Journal of Vacuum Science & Technology, vol. 19, no. 5, pp. 2652-2663, 2001.
[5]
O. Lühn, C. Van Hoof, W. Ruythooren, and J. Celis, Barrier and seed layer coverage in 3D structures with different aspect ratios using sputtering and ALD processes, Microelectronic Engineering, vol. 85, no. 10, pp. 1947-1951, 2008.
[6]
T. Wei, J. Cai, Q. Wang, Z. Liu, Y. Li, T. Wang, and D. Wang, Copper filling process for small diameter, high aspect ratio through silicon via (TSV), presented at 13th International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP2012), Aug. 2012, pp. 483-487.
[7]
T. P. Moffat, D. Wheeler, M. D. Edelstein, and D. Josell, Superconformal film growth: Mechanism and quantification, IBM Journal of Research and Development, vol. 49, no. 1, pp. 19-36, 2005.
[8]
S. Wang and S. W. Ricky Lee, Fast copper plating process for through silicon via (TSV) filling, presented at ASME 2011 International Mechanical Engineering Congress & Exposition, Colorado, USA, 2011, pp. 855-863.
[9]
S. M. Rossnagel, Directional and preferential sputtering-based physical vapor deposition, Thin Solid Films, vol. 263, no. 1, pp. 1-12, 1995.
[10]
S. Golovato, G. Seryogin, and D. Goodman, Collimated PVD for TSV barrier-seed deposition, presented at International Wafer-Level Packaging Conference (IWLPC), Santa Clara, USA, Oct. 2009.
[11]
P. Carazzetti, C. Frick, and C. Linder, Evaluation of seed layer coverage in high aspect ratio trenches and through silicon vias (TSV) using 300-mm advanced directional sputtering (ADS), presented at 2009 IMAPS-International Microelectronics and Packaging Society, Washington, D.C, USA, Nov. 2009, p. 396.
[12]
J. Weichart and M. Elghazzali, PVD processes in high aspect ratio features by HIPIMS, in 52nd Annual Technical Conference Proceedings, 2009, pp. 201-206.
[13]
F. Inoue, T. Yokoyama, S. Tanaka, K. Yamamoto, and S. Shingubara, Addition of PEG-thiol to Cu electroless plating bath for realizing perfect conformal deposition in through-Si via holes of 3-D integration, ECS Transactions, vol. 25, no. 38, pp. 31-36, 2010.
[14]
S. K. Cho, T. Lim, H.-K. Lee, and J. J. Kim, A study on seed damage in plating electrolyte and its repairing in Cu damascene metallization, Journal of the Electrochemical Society, vol. 157, no. 4, pp. 187-192, 2010.
[15]
S. P. Shen, W. H. Chen, W. P. Dow, T. Kamitamari, E. Cheng, J. Y. Lin, and W. C. Chang, Copper seed layer repair using an electroplating process for through silicon via metallization, Microelectronic Engineering, vol. 105, pp. 25-30, 2013.
[18]
N. D. Bergshoeff, Microstructure analysis of PVD deposited thin copper films, PhD dissertation, Dept. Mechanical Engineering, Eindhoven University of Technology, May 2011.
[19]
M. M. Donald, Handbook of Physical Vapor Deposition (PVD) Processing. Elserier, Oxford, UK, 2010, pp. 86.
京公网安备11010802044758号